System-Level Programming

18 Interrupts

Peter Wägemann

Lehrstuhl für Informatik 4 Systemsoftware

Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)

Summer Term 2025


http://sys.cs.fau.de/lehre/ss25



- An interrupt (\(\frac{1}{2}\)) occurs when a peripheral device signals
 - a level change at a port pin low to high
 - the expiration of a *timer*
 - the completion of an A/D conversion (new value available)
- How is the program notified about the (concurrent) event?
- Two alternative procedures
 - Polling: The program regularly checks a state and calls a handler function if necessary.
 - **Interrupt:** Device "notifies" the processor; subsequently, the processor branches into a handler function.



Interrupt → Function Call "from Outside"






18-IRQ-Konzept

(c) klsw


Interrupt → Function Call "from Outside"





18-IRQ-Konzept

Interrupt → Function Call "from Outside"





18-IRQ-Konzept

(c) klsw

 $(\mapsto$ "polling-based system")

- Processing of events synchronously to the program flow
 - Detection of events scattered everywhere (missing separation of concerns)
 - Wasting processing resources (if usable for other things)
 - High polling frequency \sim high processor load \sim high energy consumption
 - + Implicit consistency in data by sequential program flow
 - + Program behaviour predictable
- Interrupts

 $(\mapsto \text{``event-triggered system''})$

- Processing of events asynchronous to the program flow
 - + Event handlers can be easily separated in the source code
 - + Processor is only triggered when an event occurs
 - Higher complexity by concurrency → synchronisation required
 - Program behavior unpredictable

(→ "polling-based system")

- Processing of events synchronously to the program flow
 - Detection of events scattered everywhere (missing separation of concerns)
 - Wasting processing resources (if usable for other things)
 - High polling frequency → high processor load → high energy consumption
 - + Implicit consistency in data by sequential program flow
 - + Program behaviour predictable

Interrupts

(→ "event-triggered system")

- Processing of events asynchronous to the program flow
 - + Event handlers can be easily separated in the source code
 - + Processor is only triggered when an event occurs
 - Higher complexity by concurrency → synchronisation required
 - Program behavior unpredictable


Both methods provide specific (dis-)advantages → Which one to choose depends on concrete scenario



18-IRQ-Konzept



Interrupt → Unpredictable Call "from Outside"





18-IRQ-Konzept

- Used for synchronisation with ISRs
- Single ISR: Bit in device-specific control register
- All ISRs: Bit (IE, Interrupt Enable) in a status register of CPU
- Pending IRQs are (usually) buffered

IRQ → Interrupt ReQuest

At most one interrupt (per source)!

During longer disabled time spans, IRQs can be missed!

- The IE bit is affected by:
 - processor instructions: cli: IE←0 (clear interrupt, IRQs disabled) sei: IE \leftarrow 1 (set interrupt, IRQs enabled)


after a RESET: $IE=0 \rightarrow IRQs$ are always disabled at the begin

of the main program

when entering an ISR: IE=0 → IRQs are disabled during handling of other interrupts




Interrupt Blocking: Example



- t₁ At the begin of main(), all IRQs are disabled (IE=0)
- t_2, t_3 With sei() / cli() IRQs can be enabled (IE=1) / disabled
 - $t_4 \not$ but IE=0 \rightarrow handling is blocked, IRQ is buffered
 - t_5 main() unblocks IRQs (IE=1) \sim buffered IRQ is executed
- t_5-t_6 During handling of the ISR, all IRQs are blocked again (IE=0)
 - t₆ Interrupted main() is resumed



Interrupt Blocking: Example




- t₁ At the begin of main(), all IRQs are disabled (IE=0)
- t_2, t_3 With sei() / cli() IRQs can be enabled (IE=1) / disabled
 - $t_4 \not$ but IE=0 \sim handling is blocked, IRQ is buffered
 - t_5 main() unblocks IRQs (IE=1) \sim buffered IRQ is executed
- t_5-t_6 During handling of the ISR, all IRQs are blocked again (IE=0)
 - t₆ Interrupted main() is resumed




Procedure of an Interrupt – Overview

- Device signals an interrupt
 - Current program is "immediately" interrupted (prior to the next machine instruction, with IE=1)
- Notification of further interrupts is blocked (IE=0)
 - Interrupts that occur during this time are buffered (at most once per source!)
- **3** Content of registers is stored (e.g., on the stack)
 - PC and status registers automatically by the hardware
 - Multi-purpose registers usually manually in the ISR
- Determination of to be called ISR (interrupt handler)
- 6 ISR is executed
- **6** ISR terminates with "return from interrupt" instruction
 - Content of registers is restored
 - Notification of interrupts again unblocked/enabled (IE=1)
 - Program is resumed









pseudo processor \hookrightarrow 16–3

- Only one source for interrupts
- All registers are saved by the hardware











18-IRQ-Konzept

© klsw



PC' = PC

PC - func





PC = PC

= SR

= 0


= PC PC = isr = R1

SR = SR

PC = PC

R1 = R1










R1 = R1

= 0

= PC = isr = R1



















PC - func






PC = PC

R1 = R1

= 0

= PC = isr = R1










R1 = R1

= 0

PC' = PC PC = isr R1' = R1







PC' = PC

PC - func







PC = PC

= SR

= 0

= PC PC = isr = R1

SR = SR

PC = PC

R1 = R1