17-MC-Peripherie_en

System-Level Programming

17 μC System Architecture – Peripherals

Peter Wägemann

Lehrstuhl für Informatik 4 Systemsoftware

Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)


Summer Term 2025

http://sys.cs.fau.de/lehre/ss25



- μ Controller := processor + memory + peripherals
 - \blacksquare in fact, computer system on one chip \longrightarrow System-on-a-Chip (SoC)
 - often usable without additional external components, like e.g., timers and memory \sim cost-efficient system design
- main features are (plentiful) integrated input/output components (peripherals)
- distinctions are not fixed: processor $\longleftrightarrow \mu C \longleftrightarrow SoC$
 - AMD64 CPUs also have included timers, memory (cache), ...
 - some μC execute at speeds close to "large processors"

Example ATmega32: Block Circuit Diagram





hardware component that is located "outside" of the central unit of a computer

traditional (laptop): keyboard, monitor, . . .

 $(\mapsto physically "outside")$

in general:

hardware functions that are not directly mapped into the processor's instruction set $(\mapsto logically "outside")$

peripheral components are addressed via I/O registers

control registers:

instructions to control/query state of peripheral is encoded by bit patterns (e.g., DDRD

for ATmega)

data registers:

required for exchange of data (e.g., PORTD, PIND for ATmega)

registers are often only available as read-only or write-only



Peripheral Devices: Examples

typical peripheral devices of µControllers

| timer/counter | counting registers that are incremented with a defined fre- |
|---------------|---|
| • | quency (timer) or by external signals (counter) and that |
| | trigger an interrupt at a configurable counting value. |

| watchdog timer | timer that has to be written to regularly otherwise a RE- |
|----------------------------------|---|
| | SET is triggered ("dead man's button"). |

| (a)synchroi | nous compone | nt for serial | (bit-wise) excl | nange of d | lata with | ı a |
|-------------------------------|-------------------------|---------------|-----------------|------------|-----------------------|-----|
| serial interf | face synchron protocol. | , , | S-232) or asyr | ichronous | (e.g., I ² | C) |

- A/D converter component for one-time/continuous discretization of voltage values (e.g., $0-5V \mapsto 10$ -bit integer).
- PWM generators component for generating pulse-width-modulated signals, pseudo-analog (D/A) output.
- ports groups of usually 8 ports which can be set to GND or Vcc and whose states can be monitored.
- SPI, RS-232, CAN, Ethernet, MLI, I²C, ... bus systems



memory-mapped: Registers are integrated into address space; access with memory instructions of the processor (load, store)

 port-based: Registers are organized in a separate I/O ad-(x86-based laptops) dress space; access with special in- and out-

instructions

different architectures for accessing I/O registers

memory-mapped: Registers are integrated into address space; ac-

 $(most \ \mu C) \hspace{1cm} cess \ with \ memory \ instructions \ of \ the \ processor$

(load, store)

port-based: Registers are organized in a separate I/O ad-

(x86-based laptops) dress space; access with special in- and out-

instructions

addresses of the registers are listed in the hardware's documentation

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|---------|---------------|---------------------------------------|--------|--------|--------|--------|--------|--------|------|
| \$3F (\$5F) | SREG | 1 | T | Н | S | V | N | Z | С | 8 |
| \$3E (\$5E) | SPH | - | - | - | - | SP11 | SP10 | SP9 | SP8 | 11 |
| \$3D (\$5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 11 |
| \$3C (\$5C) | OCR0 | Timer/Counter | imer/Counter0 Output Compare Register | | | | | | | 86 |
| | | u. | ' | ' | | | | .! | | ı |
| \$12 (\$32) | PORTD) | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 67 |
| \$11 (\$31) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 67 |
| \$10 (\$30) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 68 |

17-MC-Peripherie

 \blacksquare DDRX

Data Direction Register: Determines for every pin i whether it is used as input (bit i=0) or output (bit i=1).

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| DDRD7 | DDRD6 | DDRD5 | DDRD4 | DDRD3 | DDRD2 | DDRD1 | DDRD0 |
| R/W |

PORTX

Data Register: If pin i is configured to be an output, bit i determines the voltage level (0=GND sink, 1=Vcc source). If pin i is configured to be an input, bit i activates the internal pull-up resistor (1=active).

| , | o . | 3 | - | 3 | - | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|---|
| PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 1 |
| R/W | |

■ PINX

Input Register: Bit i represents the voltage level at pin i (1=high, 0=low), independent of the data direction of the register.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 |
| R/W |

Examples: \hookrightarrow 3–7 and \hookrightarrow 3–11

[1]



- Memory-mapped registers enable convenient access
 - \blacksquare register \mapsto memory \mapsto variable
 - all C operators are directly available (e.g., PORTD++)
- Syntactically, preprocessor macros simplify the access:

```
#define PORTD (*(volatile uint8_t *) 0x12
```

- Memory-mapped registers enable convenient access
 - \blacksquare register \mapsto memory \mapsto variable
 - all C operators are directly available (e.g., PORTD++)
- Syntactically, preprocessor macros simplify the access:

```
#define PORTD (*(volatile uint8_t *)
                                         address: int
```

- \blacksquare register \mapsto memory \mapsto variable
- all C operators are directly available (e.g., PORTD++)
- Syntactically, preprocessor macros simplify the access:

```
#define PORTD (*(volatile uint8_t *) 0 \times 12 address: int address: volatile uint8_t *(cast \hookrightarrow \frac{7-19}{7})
```

- - Memory-mapped registers enable convenient access
 - \blacksquare register \mapsto memory \mapsto variable
 - all C operators are directly available (e.g., PORTD++)
 - Syntactically, preprocessor macros simplify the access:

```
#define PORTD (*(volatile uint8_t *)
                      address: volatile uint8_t *(cast → 7-19)
                    value: volatile uint8_t (dereferencing → 13-4)
```

- register \mapsto memory \mapsto variable
- all C operators are directly available (e.g., PORTD++)
- Syntactically, preprocessor macros simplify the access:

```
#define PORTD (*(volatile uint8_t *) 0 \times 12 address: int address: volatile uint8_t *(cast \hookrightarrow 7-19) value: volatile uint8_t (dereferencing \hookrightarrow 13-4)
```

Therefore PORTD is syntactically-equivalent to a volatile uint8_t-variable that is stored at address 0x12.

- Memory-mapped registers enable convenient access
 - register \mapsto memory \mapsto variable
 - all C operators are directly available (e.g., PORTD++)
- Syntactically, preprocessor macros simplify the access:

```
#define PORTD (*(volatile uint8_t *) 0 \times 12 address: int address: volatile uint8_t *(cast \hookrightarrow 7-19) value: volatile uint8_t (dereferencing \hookrightarrow 13-4)
```

Therefore PORTD is syntacticallyequivalent to a volatile uint8_tvariable that is stored at address 0x12.

Example



→ Value in hardware registers can change anytime

This change in contrast to the assumption of the compiler

Access to variables only takes place by the currently executed function

→ Variables are temporarily stored in registers

- Peripheral devices operate concurrently to the software
 - → Value in hardware registers can change anytime
- This change in contrast to the assumption of the compiler
 - Access to variables only takes place by the currently executed function

```
→ Variables are temporarily stored in registers
```

```
// C code
                                   // Resulting assembly code
#define PIND \
    (*(uint8_t*) 0x10)
                                   foo:
                                            r24, 0x0010 // PIND->r24
void foo(void) {
                                      lds
                                            r24, 1 // test bit 1
                                      sbrc
   if (! (PIND & 0x2)) {
                                      rimp L1
                                      // button0 pressed
       // button0 pressed
                                   11:
                                      sbrc r24, 2 // test bit 2
      (! (PIND & 0x4)) {
                                      rimp L2
       // button 1 pressed
                                      ret
```

17-MC-Peripherie

- Peripheral devices operate concurrently to the software
 - → Value in hardware registers can change anytime
- This change in contrast to the assumption of the compiler
 - Access to variables only takes place by the currently executed function
 ✓ Variables are temporarily stored in registers

```
// C code
                                     // Resulting assembly code
#define PIND \
    (*(uint8_t*) 0x10)
                                     foo:
void foo(void) {
                                        lds
                                               r24, 0x0010 // PIND->r24
                                        sbrc
                                               r24, 1 // test bit 1
    if (! (PIND & 0x2)) {
                                        rimp L1
                                        // button0 pressed
        // button0 pressed
                                     11:
                                        sbrc r24, 2 // test bit 2
       (! (PIND & 0x4)) {
                                        rimp
                                              L2
                                                   PIND is not again loaded
        // button 1 pressed
                                                   from memory. The com-
                                     12:
                                                   piler assumes the value in
                                                   r24 to still be accurate.
```

- knowledge how to program assembly instructions not necessary [1]
- however, semantics of assembly instructions necessary for understanding concurrency
- lds
 - load direct s from SRAM
 - load variable from memory to a register (for operations)
- sbrc
 - skip if bit in register cleared
 - test condition, depending on condition's result, skip following instruction
- rjmp
 - <u>r</u>elative jump
 - ret
 - return address is popped from the stack
 - return from a function call



17-MC-Peripherie_en

- **Solution:** declare variable as **volatile** (*"transient, changeable"*)
 - Compiler minimizes the time, the variable is held in registers
 - → value is read immediately before use
 - → value is written immediately after modification

- **Solution:** declare variable as **volatile** ("transient, changeable")
 - Compiler minimizes the time, the variable is held in registers
 - → value is read immediately before use
 - → value is written immediately after modification

```
// C code
                                     // Resulting assembly code
#define PIND \
    (*(volatile uint8_t*) 0x10)
                                     foo:
void foo(void) {
                                        lds r24, 0x0010 // PIND->r24
                                        sbrc r24. 1 // test bit 1
    if (! (PIND & 0x2)) {
                                        rimp L1
        // button0 pressed
                                        // button0 pressed
                                     L1:
                                        lds r24, 0x0010 // PIND->r24
    if (! (PIND & 0x4)) {
                                        sbrc r24, 2 // test bit 2
                                        rimp L2
        // button 1 pressed
                                                 PIND is declared as
                                                 volatile It is therefore
                                     1.2:
                                                 loaded from memory befo-
                                        ret
                                                 re each test.
```

volatile can be used to implement active waiting:

```
// C code
void wait(void) {
    for(uint16_t i=0; i<0xffff; i++);
}

// Resulting assembly code
wait:
    // compiler has optimized
    // "unneeded" loop
    ret</pre>
```

- volatile semantics prevent many code optimizations; in particular the removal of apparently unnecessary code
- volatile can be used to implement active waiting:

```
// C code
void wait(void) {
   for(uint16_t i=0; i<0xffff; i++);
}
volatile!
// Resulting assembly code
wait:
   // compiler has optimized
   // "unneeded" loop
   ret</pre>
```

volatile can be used to implement active waiting:

```
// C code
                                          // Resulting assembly code
void wait(void) {
                                          wait:
    for(uint16_t i=0; i<0xffff; i++);</pre>
                                              // compiler has optimized
                                              // "unneeded" loop
                                              ret
yolatile!
```

Attention: volatile \mapsto \$\$\$

The use of volatile causes considerable runtime penalties

- Values cannot be stored in registers any longer
- Most code optimizations cannot be performed any longer

Use volatile only in justified scenarios Rule:




17-MC-Peripherie

- **Port** := group of (usually 8) digital inputs/outputs
 - Digital output: bit value \mapsto voltage level at μ C pin
 - Digital input: voltage level at μC pin \mapsto bit value
 - External interrupt: voltage level at μC pin \mapsto bit value (on voltage change) → processor executes interrupt program
- This function is usually configurable per pin
 - Input
 - Output
 - External interrupt (only for some inputs)
 - Alternative functions (pin used by another device)



Example ATmega328PB: Port/Pin Assignment



For reasons of cost efficiency nearly every pin is assigned twice. The configuration of the respective functionality takes place in software.

E. g., pins 23–24 are configured as ADCs at the SPiCBoard to connect potentiometer and photo sensor.

Those pins are therefore not available for PORTC.





ATmega328PB 8-bit AVR Microcontroller with 32K Bytes In-System [1] Programmable Flash. Atmel Corporation. Okt. 2015. URL: https://sys.cs.fau.de/extern/lehre/ss25/spic/uebung/spicboard/Atmel-42397-8-bit-AVR-Microcontroller-ATmega328PB_Datasheet.pdf.

