

System-Level Programming

16 μ C System Architecture – Processor

Peter Wägemann

Lehrstuhl für Informatik 4
Systemsoftware


Friedrich-Alexander-Universität
Erlangen-Nürnberg (FAU)

Summer Term 2025


<http://sys.cs.fau.de/lehre/ss25>



Example ATmega32: Block Circuit Diagram




Example ATmega Family: CPU Architecture



- Harvard architecture (memory for code and data is separated)
- peripheral registers are integrated into the memory
~> can be accessed like global variables




How Does a Processor Work?




- example assumes a simplified pseudo processor
 - only one multi-purpose register (R1)
 - program counter (PC) and status register (SR) (+ “shadow copies”)
 - no data memory, no stack $\rightsquigarrow$ program only works on registers




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?




How Does a Processor Work?



How Does a Processor Work?



How Does a Processor Work?



How Does a Processor Work?

